Verification Engineer

*Role & responsibilities** *Skills and other requirements:-** The person should have excellent Verilog/SystemVerilog/Perl Skillset - the coding will be Perl mixed Verilog/SV/UVM. Knowledge of Make, Python, Bash is an advantage. The person needs to have a good understanding of the basic building