Sta Engineer

*Key Responsibilities** Perform **RTL/Netlist synthesis** and support **Synthesis to GDSII** flow Own **Static Timing Analysis (STA)** across all design stages Create, validate, and maintain **SDC constraints** Drive **timing closure** by analyzing setup/hold, clock, and path-related issues Work clo