Sta Engineer

*Key Responsibilities:** Develop, review, and maintain robust SDC constraints (clocks, I/O, generated clocks, timing exceptions). Perform blocklevel and fullchip STA using PrimeTime/Tempus and ensure timing closure across all MMMC scenarios. Own RTL synthesis (Design Compiler/Fusion Compiler/Genus),