Sr. FPGA RTL Design Verification Engineer

*Role & responsibilities** Collaborate with architects and design engineers to understand IP specifications and define comprehensive verification strategies and detailed test plans. Develop robust, reusable, and constrained-random verification environments using System **Verilog** Create and imp