Senior Engineer, Design Verification Engineering

Experience: 2-3 Years Location: Hyderabad Education: B.E./B.Tech. in ECE/EEE or M.E./M.Tech. in VLSI/Electronics Roles and Responsibilities # Strong expertise in UVM-based verification. # Hands-on IP-level verification exposure and a solid understanding of serial protocols are a must. Share resumes