Senior Design Verification Engineer

Location: Bangalore.Experience: 4 to 10 Years.Notice Period: Any. Perform verification of complex digital designs at block and system level.Develop testbenches using SystemVerilog/UVM for simulation and debugging.Create and execute comprehensive test plans for functional verification.Achieve coverage targets using code and functional coverage metrics.Work...