Senior ASIC RTL Engineer, Subsystem Integration

Job Description Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 8 years of experience in RTL design using Verilog/System Verilog. 8 years of experience in subsystem microarchitecture cre