Rtl Design Engineer

Knowledge of AXI protocol (master/slave, interconnect concepts) Experience in CDC analysis and closure Experience in Linting methodologies and tools Understanding of synthesis and timing concepts debugging and problem-solving skills *Required Candidate profile** Verilog, AXI protocol, CDC, LINT, Syn