RTL Design Engineer, Silicon Engineering, Google Cloud

*Minimum qualifications:** Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 1 year of experience in ASIC development with Verilog/SystemVerilog, VHSIC Hardware Description Language (VHDL), or Chisel. Experience