Rtl Design Engineer

Job Description SoC RTL Design Engineer with 4 – 12 years’ experience Expertise in writing RTL in Verilog and System Verilog Experience in CPU Architecture based SoC design *Required Candidate profile** Hands-on experience in integration of PCIe and Ethernet IPs, chip IO integration Hands-on experie