Principal static timing analysis (sta) engineer – soc design

Faststream is hiring a Seasoned STA Engineer. Here are some details on what is expected. Responsibilities: Lead timing closure for sub-system/partition or full-chip level designs Collaborate with RTL, DFT, and IP teams to drive iterative timing feedback and closure Deliver timing collateral and sign