Principal engineer, rd digital verification

Job description: Performs and supervises detailed Simulation, verification and validation of integrated circuits. Develop testbenches using System Verilog and UVM for functional and power aware RTL Develop UVM component like agents (active and passive), scoreboards and environment etc., Develop asse