Principal Engineer, RD Digital Verification

Develop test plan, UVM based test sequences, layered sequences, virtual sequencers Review industry standard spec and augment test plan to improve quality of verification Participate in post silicon bring up, validation and compliance testing and debug Work collaboratively with cross-functional teams