Physical Design Engineer

*Key Responsibilities:** Perform **floorplanning, placement, CTS, routing, and physical verification** Handle **timing closure** at block and full-chip level Work on **clock tree synthesis (CTS)** and optimization Fix **setup/hold violations** and ensure timing signoff Perform **power optimization a