T
Lead RTL Engineer
Tessolve
Lucknow, India₹20,000–₹50,000/mo≈ AED 880-2.2K/moToday
IndiaEngineerFull Time
Skills Required
Git
Job Description
Job Description: Design and implement digital circuits at the RTL level using Verilog/SystemVerilog or VHDL. Translate architectural specifications into synthesizable RTL code. Perform RTL simulations and debug logic issues. Collaborate with verification engineers to develop and review test plans an
Similar Opportunities
Site Reliability Engineer
Confidential
Lucknow, India₹20,000–₹50,000/moToday
IndiaEngineer
Senior Structural Engineer
Baldridge & Associates Structural Engineering
Lucknow, India₹30,000–₹90,000/moToday
IndiaEngineer
Data Engineer
InterEx Group
Lucknow, India₹50,000–₹150,000/moToday
IndiaEngineer
Site Engineer
Hiringlink Solutions
Ahmedabad, India₹25,000–₹70,000/moToday
IndiaEngineer
Automation Engineer - Java
Ericsson
Noida, India₹35,000–₹110,000/moToday
IndiaEngineer
Remote Python Engineer
Turing
Jaipur, India₹35,000–₹120,000/moToday
IndiaEngineer