FGPA Design Engineer

*Role & responsibilities** Design and implement RTL using VHDL Develop and debug FPGA-based systems using Xilinx Vivado Perform timing analysis, constraint (XDC) creation, and timing closure Implement digital logic, DSP blocks, and embedded interfaces Work with communication protocols (e.g., Eth