Design Verification Engineer | ASIC Verification Engineer (UVM/SystemVerilog)

If breaking designs before tapeout sounds fun, you’re exactly who this is for. 4–6 years in IP/Block/Subsystem verification Strong expertise in SystemVerilog and UVM methodology Experience building test plans, environments, and testbenches Strong RTL debugging, assertions, and coverage analysis Know