Design and Verification Engineer

Design Verification Engineer with 10+ years experience in UVM, SystemVerilog, and ASIC full-chip verification. Responsible for testbench development, RTL/gate-level regression, debug, coverage, and SoC verification with strong scripting skills. *Perks and benefits** Food allowance, Health insurance,