ASIC Design Verification Engineer

*ASIC Verification Engineer** Experience: 4+ Years *Responsibilities:** You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. Architect and Develop block level verification environments for sub-system and fullchip using System Verilog a