ASIC Design Verification Engineer

ASIC Verification EngineerExperience: 4+ YearsResponsibilities:You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites.Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM met