ASIC Design

• Experience verifying digital logic at RTL using SystemVerilog for FPGAs and ASICs. • Experience verifying digital systems with standard IP components/interconnects, including microprocessor cores and hierarchical memory subsystems. • Experience prototyping and debugging systems on Field Programmable Gate Array (FPGA) platforms. • Experience with performance verification of ASIC components.